Implement a multiplication ALU in Verilog (without using the built-in multiplication operator).  Perhaps  try using either a Wallace Tree or a Dadda Tree (two faster algorithms than “traditional” shift-and-add multiplication)